NCT75MNR2G【PDF 7/15 页】IC SENSOR TEMP DGTL 8DFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录45

3页 4页 5页 6页 [7页]8页 9页 10页 11页

NCT75

http://onsemi.com

Temperature Register

The temperature measured by the parts internal sensor is

stored in this 16-bit read only register. The data is stored in

twos complement format with the MSB as the sign bit. The

8 MSBs must be read frist followed by the 8 LSBs.

Table 10. TEMPERATURE VALUE REGISTER

MSB

LSB

D15

D14

D13

D12

D11

D10

Configuration Register

This 8-bit read/write register is used to configure the

NCT75 into its various modes of operation. The different

modes are listed in Table 11 and explained in more detail

below.

Table 11. CONFIGURATION REGISTER

Bit

Configuration

Default Value

Reserved

One-shot Mode

Fault-queue

/ALERT

Pin Polarity

Cmp/Int Mode

Shutdown Mode

D7: Reserved

Write 0 to this bit.

D6: Reserved

Write 0 to this bit.

D5: One-shot Mode

D5 = 0 Part is in normal mode and converting every

60 ms. (Default)

D5 = 1 Setting this bit puts the part into one-shot mode.

The part is normally powered down in this mode until the

one shot register is written to. Once this register is written

to one conversion is performed and the part returns to its

shutdown state.

D[4:3]: Fault Queue

D4 D3 These two bits determine how many

overtemperature conditions occur before the OS

/Alert

pin is triggered. This helps to prevent false triggering of

the output.

0 0 = 1 Fault (Default)

0 1 = 2 Faults

1 0 = 4 Faults

2 1 = 6 Faults

D2: OS

/Alert

pin polarity

This selects the polarity of the OS

/Alert

output pin.

D2 = 0 Output is active low. (Default)

D2 = 1 Output is active high.

D1: Cmp/Int

D1 = 0 Comparator mode. (Default)

D1 = 1 Interrupt mode.

D0: Shutdown

D0 = 0 Normal mode part is fully powered. (Default)

D0 = 1 Shutdown mode all circuitry except for the

SMBus interface is powered down. Write a 0 to this bit to

power up again.

HYST

The T

HYST

value for the overtemperature output. This value is picked to

stop the OS

/Alert

pin from being asserted and de-asserted in

noisy temperature environments. This limit is stored in the

16 bit register in twos complement format. The MSB is the

temperature sign bit. The 8 MSBs must be read first

followed by the 8 LSBs. The default value is +75癈.

Table 12. T

HYST

MSB

LSB

D15

D14

D13

D12

D11

D10

This register stores the temperature limit at which the part

asserts an OS

/Alert

. Once the measured temperature reaches

this value an alert or overtemperature output is generated.

The data is stored in twos complement format with the MSB

as the sign bit. The 8 MSBs must be read frist followed by

the 8 LSBs. The default limit +80癈.

Table 13. T

MSB

LSB

D15

D14

D13

D12

D11

D10

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式